

NMC9314B



T-46-13-27

NMC9314B 1024-Bit Serial Electrically Erasable Programmable Memory


General Description

The NMC9314B is a 1024-bit non-volatile, sequential E²PROM, fabricated using advanced N-channel E²PROM technology. It is an external memory with the 1024 bits of read/write memory divided into 64 registers of 16 bits each. Each register can be serially read or written by a COP400 controller, or a standard microprocessor. Written information is stored in a floating gate cell until updated by an erase and write cycle. The NMC9314B has been designed for applications requiring up to 10⁴ erase/write cycles per register. A power-down mode is provided by CS to reduce power consumption by 75 percent.

Features


- 10,000 erase/write cycles
- 10 year data retention
- Low cost
- Single supply read/write/erase operations (5V ± 10%)
- TTL compatible
- 64 x 16 serial read/write memory
- MICROWIRE™ compatible serial I/O
- Simple interfacing
- Low standby power
- Non-volatile erase and write
- Reliable floating gate technology
- Self-timed programming cycle
- Device status signal during programming

Block and Connection Diagrams



TL/D/9144-1

Dual-In-Line Package (N)



TL/D/9144-2

Top View

Order Number NMC9314N
See NS Package N08E

Pin Names

- CS Chip Select
- SK Serial Data Clock
- DI Serial Data Input
- DO Serial Data Output
- VCC Power Supply
- GND Ground
- NC Not Connected

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage Relative to GND +6V to -0.3V
Ambient Operating Temperature 0°C to +70°C

Ambient Storage Temp. -65°C to +125°C
Lead Temperature (Soldering, 10 seconds) 300°C
ESD Rating >2000V

T-46-13-27

DC and AC Electrical Characteristics $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$ unless specified

Symbol	Parameter	Conditions	Min	Max	Units	
V_{CC}	Operating Voltage		4.5	5.5	V	
I_{CC1}	Operating Current	$V_{CC} = 5.5V, CS = 1, SK = 1$		17	mA	
	Erase/Write Operating Current	$V_{CC} = 5.5V$		17	mA	
I_{CC2}	Standby Current	$V_{CC} = 5.5V, CS = 0$		5	mA	
V_{IL}	Input Voltage Levels		-0.1	0.8	V	
V_{IH}			2.0		$V_{CC} + 0.5$	V
V_{OL}	Output Voltage Levels	$I_{OL} = 2.1\text{ mA}$ $I_{OH} = -400\ \mu\text{A}$		0.4	V	
V_{OH}			2.4		V	
I_{LI}	Input Leakage Current	$V_{IN} = 5.5V$		10	μA	
I_{LO}	Output Leakage Current	$V_{OUT} = 5.5V, CS = 0$		10	μA	
t_{SKH}	SK Frequency		0	200	kHz	
	SK High Time (Note 2)		3		μs	
t_{SKL}	SK Low Time (Note 2)		2		μs	
t_{CSS}	Inputs				μs	
t_{CSH}						CS
t_{DIS}						DI
t_{DIH}						
t_{pd1}	Output	$C_L = 100\text{ pF}$ $V_{OL} = 0.8V, V_{OH} = 2.0V$ $V_{IL} = 0.45V, V_{IH} = 2.40V$		2	μs	
t_{pd0}			DO		2	μs
$t_{E/W}$	Self-Timed Program Cycle			15	ms	
t_{CS}	Min CS Low Time (Note 3)		1		μs	
t_{SV}	Rising Edge of CS to Status Valid	$C_L = 100\text{ pF}$		1	μs	
t_{OH}, t_{IH}	Falling Edge of CS to DO TRI-STATE [®]			0.4	μs	

Note 1: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The SK frequency spec. specifies a minimum SK clock period of 5 μs , therefore in an SK clock cycle $t_{SKH} + t_{SKL}$ must be greater than or equal to 5 μs . e.g., if $t_{SKL} = 2\ \mu\text{s}$ then the minimum $t_{SKH} = 3\ \mu\text{s}$ in order to meet the SK frequency specification.

Note 3: CS must be brought low for a minimum of 1 μs (t_{CS}) between consecutive instruction cycles.

Instruction Set for NMC9314B




Instruction	SB	Op Code	Address	Data	Comments
READ	1	10	A5A4A3A2A1A0		Read register A5A4A3A2A1A0
WRITE	1	01	A5A4A3A2A1A0	D15-D0	Write register A5A4A3A2A1A0
ERASE	1	11	A5A4A3A2A1A0		Erase register A5A4A3A2A1A0
EWEN	1	00	11xxxx		Erase/write enable
EWDS	1	00	00xxxx		Erase/write disable
ERAL	1	00	10xxxx		Erase all registers
WRAL	1	00	01xxxx	D15-D0	Write all registers

NMC9314B has 7 instructions as shown. Note that the MSB of any given instruction is a "1" and is viewed as a start bit in the interface sequence. The next 8 bits carry the op code and the 6-bit address for 1 of 64, 16-bit registers.

Timing Diagrams (Continued)

T-46-13-27

Instruction Timing



TL/D/9144-4

